ACM Transactions on Architecture and Code Optimization· 2026Q2
GPU-Accelerated Gate-Level Time-Based Power Analysis via Event-Density-Aware Partitioning and Kernel Fusion
- 0citations
- Q2SCImago
- 2026year
Short summary
A novel GPU-accelerated framework achieves up to 37.63x speedup for gate-level time-based power analysis, crucial for modern chip design.
AI-generated from the title and abstract; the full text is not read.
TakeawaysIn the app
Key pointsIn the app
Ask the paperIn the app
The rest is in the Pofolia app
Takeaways, key points and questions to the paper; new summaries every day for your field. Free.
Sign in on the web to openField: Hardware and Architecture
Hardware and ArchitectureComputer Science