PofoliaShared via Pofolia

Advanced Functional Materials· 2026Q1

Reconfigurable Noise‐Spectroscopy Physical Unclonable Function in Floating‐Body Charge‐Trap‐Flash Transistors

Jaehong Min, H. G. Kang, Jaehong Park, Youngchan Cho et al.

Short summary

A novel reconfigurable noise-spectroscopy PUF (NS-PUF) is demonstrated in floating-body charge-trap-flash (FB-CTF) transistors, leveraging low-frequency noise (LFN) as an entropy source and the CTF gate stack for nonvolatile state remapping.

AI-generated from the title and abstract; the full text is not read.

Key points

  • Developed a reconfigurable noise-spectroscopy PUF (NS-PUF) in floating-body charge-trap-flash (FB-CTF) transistors.
  • Utilizes low-frequency noise (LFN) to generate multidimensional power spectral density (PSD) fingerprints from process variations.
  • The CTF gate stack enables nonvolatile remapping of spectral fingerprints for adaptive security.
  • Supports two security modes: bitmap-type responses and direct PSD phenotype matching for authentication.

AI-generated from the title and abstract; the full text is not read.

Abstract

ABSTRACT Resource‐constrained edge and Internet‐of‐Things devices require hardware roots of trust that are compact, reconfigurable and compatible with large‐scale manufacturing. However, many physical unclonable functions (PUFs) rely on fixed post‐fabrication variability, limiting their adaptability once challenge–response information is exposed. Here we report a reconfigurable noise‐spectroscopy PUF (NS‐PUF) implemented in a floating‐body charge‐trap‐flash (FB‐CTF) transistor that builds on technologically mature silicon transistor. In this device, low‐frequency noise (LFN) acts as a spectrally amplified entropy source: minute process‐induced variations in defects, electrostatics and body relaxation are transformed into multidimensional power spectral density fingerprints rather than a single scalar electrical shift. The CTF gate stack provides a nonvolatile internal state that remaps these spectral fingerprints under the same external read condition. This co‐integrated architecture supports two security modes: (1) Multiple cells can generate conventional bitmap‐type PUF responses through relative PSD ordering, while (2) a single addressed transistor, or a small number of devices, can be authenticated directly by matching enrolled PSD phenotypes for dynamic PUF verification. Thus, authentication can be scaled not only by increasing array size or bit‐string length, but also by exploiting the spectral depth of individual reconfigurable transistors. The proposed reconfigurable NS‐PUF demonstrates that LFN, once treated as an undesirable noise source, and mature charge‐trap memory functionality can be repurposed within commercially established transistor technologies as adaptive security primitives, providing a scalable route toward reconfigurable PUFs for future edge and IoT systems.

The authors' abstract, as published at the source. Advanced Functional Materials, 2026 · DOI ↗

TakeawaysPremium
Ask the paperFree account

Continue with a free account

Ask the paper: 3 free questions a day about this paper; save it, get its citation, new summaries every day for your field. Takeaways are Premium.

Continue free on the web

Sign in with Google or Apple; no card needed. You come back to this paper.

On your phone:

Field: Hardware and Architecture

Hardware and ArchitectureComputer Science