PofoliaShared via Pofolia

ACM Transactions on Design Automation of Electronic Systems· 2026Q2

Faults that Persist: Fault-Injection Attacks and ASCON-Based Defense in Multi-Tenant FPGAs

Jayeeta Chaudhuri, Hassan Nassar, Dennis R. E. Gnad, Jörg Henkel et al.

Short summary

A new defense mechanism integrates the ASCON cryptographic primitive into FPGA reconfiguration to preemptively detect and block persistent fault-injection attacks embedded in bitstreams, outperforming traditional CRC checks.

AI-generated from the title and abstract; the full text is not read.

Key points

  • Fault-injection attacks can embed persistent faults into FPGA bitstreams during reconfiguration, unlike prior runtime attacks.
  • Standard Cyclic Redundancy Check (CRC) is insufficient as it performs coarse-grained, post-load verification, delaying detection and causing denial-of-service.
  • A new defense integrates the ASCON cryptographic primitive into the reconfiguration flow for preemptive, fine-grained fault detection.
  • Experimental results show the ASCON-based approach effectively detects and localizes faults with low overhead on a Xilinx Pynq FPGA.

AI-generated from the title and abstract; the full text is not read.

Abstract

FPGAs are increasingly used in cloud computing infrastructures and reconfigurable system-on-chip, particularly for AI acceleration. The availability of FPGAs in cloud data centers has opened up new opportunities for users to improve application performance by implementing customizable hardware accelerators directly on the FPGA fabric. To improve resource utilization and flexibility, FPGAs allow multi-tenancy, in which multiple users share a single FPGA through dynamic partial reconfiguration. However, the virtualization and sharing of FPGA resources among multiple users open up new security vulnerabilities during reconfiguration. For instance, an adversary can inject faults into partial bitstreams during the reconfiguration process. Unlike prior runtime fault attacks, the injected faults become embedded in the bitstream and persist after configuration, continuing to corrupt FPGA operation even after the attack ceases. Cyclic redundancy check (CRC) is used in commercial FPGA toolchains for bitstream integrity verification, but CRC is insufficient against reconfiguration-time fault attacks. In particular, CRC performs coarse-grained, post-load bitstream verification, which prevents early detection of bitstream manipulation and can induce denial-of-service by forcing the configuration interface into an error state that blocks subsequent benign bitstreams. To address these limitations, we present a lightweight countermeasure that integrates ASCON, a standardized cryptographic authentication primitive, directly into the reconfiguration flow to detect and block fault-injected bitstreams from configuration. Experimental results on a Xilinx Pynq FPGA platform demonstrate preemptive detection and fine-grained localization of fault-injected regions within the bitstream, while incurring low overhead.

The authors' abstract, as published at the source. ACM Transactions on Design Automation of Electronic Systems, 2026 · DOI ↗

TakeawaysPremium
Ask the paperFree account

Continue with a free account

Ask the paper: 3 free questions a day about this paper; save it, get its citation, new summaries every day for your field. Takeaways are Premium.

Continue free on the web

Sign in with Google or Apple; no card needed. You come back to this paper.

On your phone:

Field: Hardware and Architecture

Hardware and ArchitectureComputer Science